VHDL編程系列之IEEE STANDARD VHDL | |
所屬分類:教程|講義 | |
上傳者:wenhuawu | |
文檔大?。?span>1492 K | |
標簽: 軟件 | |
所需積分:0分積分不夠怎么辦,? | |
文檔介紹:VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine read- able and human readable, it supports the development, verification, synthesis, and testing of hard- ware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the lan- guage and the advanced users of the language. | |
現(xiàn)在下載 | |
VIP會員,AET專家下載不扣分,;重復(fù)下載不扣分,,本人上傳資源不扣分,。 |
Copyright ? 2005-2024 華北計算機系統(tǒng)工程研究所版權(quán)所有 京ICP備10017138號-2